<!--
SPDX-FileCopyrightText: 2026 Ahmed Imamović
SPDX-FileCopyrightText: 2026 Tarik Hamedović
SPDX-License-Identifier: CC-BY-SA-4.0
-->

uberclock_core
==============

This module wires the Verilog UberClock core into the LiteX SoC and exposes its
control, interrupt, and capture interfaces.

.. automodule:: uberclock_soc.uberclock_core
   :members:
   :undoc-members:
   :show-inheritance: